GIMPS (Prime95) benchmarks

Benchmarks » AMD » EPYC » EPYC 7452

Please do not spider these pages to gather CPU data,
the data is freely available:
CPU specification data in JSON format
(6241 models, ~4MB, updated 2026-08-30)

Please do not spider these pages to gather benchmark
data, it is freely available:
Raw benchmark data (13MB, updated 2026-09-06)

AMD – EPYC

EPYC 7452

Your Name:
Your Email:
Comments:

	Performance
Cores	32
Threads	64
Clock (min)	2200
Clock (max)	3350
Cache (L1)	64 kB (x32)
Cache (L2)	512 kB (x32)
Cache (L3)	128.00 MB total

Performance

Cores

Threads

Clock (min)

2200

Clock (max)

3350

Cache (L1)

64 kB (x32)

Cache (L2)

512 kB (x32)

Cache (L3)

128.00 MB total

Code Name	Rome
Process	7 nm
TDP	155 W
Socket	SP3
Part Numbers	100-100000057WOF 100-000000057
Release Date	2019-Aug-07

Code Name

Rome

Process

7 nm

TDP

155 W

Socket

SP3

Part Numbers

100-100000057WOF
100-000000057

Release Date

2019-Aug-07

Link: CPW	CPU World
Link: x86	x86 Guide
Link: TPU	TechPowerUp

Link: CPW

CPU World

Link: x86

x86 Guide

Link: TPU

TechPowerUp

Throughput

3072K	3584K	4096K	5120K	6144K	7168K	8192K
42.882	35.491	30.946	24.572	20.343	16.904	14.955

3072K

3584K

4096K

5120K

6144K

7168K

8192K

42.882

35.491

30.946

24.572

20.343

16.904

14.955

0M	<	10¹⁰	All tracked exponents
0M	<	2³²	GPU TF range
0M	<	1000M	PrimeNet range
0M	<	193M	low-PrimeNet, low-res
0M	<	385M	low-PrimeNet, high-res
50M	<	146M	PrimeNet wavefront

processor
codename
cores
cores_efficient
cores_efficient_lp
threads
threads_efficient
threads_efficient_lp
clock_min
clock_min_efficient
clock_min_efficient_lp
clock_max
clock_max_efficient
clock_max_efficient_lp
socket
process
cache_l0
cache_l1
cache_l1_efficient
cache_l1_efficient_lp
cache_l2
cache_l2_efficient
cache_l2_efficient_lp
cache_l3
cache_l3_efficient
cache_l3_efficient_lp
cache_l4
tdp
gpu_model
gpu_clock
release_price
release_date
release_date_precision
cpuid
sspec
part_numbers
intel_mm
url_techpowerup
url_cpuworld
url_x86guide
url_manufacturer